



N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 30V, 135A, $R_{DS(ON)} = 2.3\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 3.8\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6



ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	$I_D @ R_{\theta JA}$	36	A
Drain Current-Continuous	$I_D @ R_{\theta JC}$	135	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{\theta JA}$	144	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{\theta JC}$	540	A
Maximum Power Dissipation	P_D	83	W
Single Pulsed Avalanche Energy ^e	E_{AS}	800	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	40	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	°C

Thermal Characteristics







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.5	°C/W
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	20	°C/W



CEZ3R02

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 30\text{A}$		1.9	2.3	$\text{m}\Omega$
On-Resistance		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		3.0	3.8	$\text{m}\Omega$
Gate input resistance	R_g	f=1MHz,open Drain		2.1		Ω
Dynamic Characteristics ^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3505		pF
Output Capacitance	C_{oss}			870		pF
Reverse Transfer Capacitance	C_{rss}			595		pF
Switching Characteristics ^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 15\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 1\Omega$		33		ns
Turn-On Rise Time	t_r			27		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			75		ns
Turn-Off Fall Time	t_f			36		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 15\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 4.5\text{V}$		49		nC
Gate-Source Charge	Q_{gs}			12		nC
Gate-Drain Charge	Q_{gd}			28		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				80	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature. ^e						
b.Surface Mounted on FR4 Board, t ≤ 10 sec. ^e						
c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%. ^e						
d.Guaranteed by design, not subject to production testing. ^e						
e.L = 1mH, $I_{\text{AS}} = 40\text{A}, V_{\text{DD}} = 24\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$						

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve